View MMFT5P03HD_6050406.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

1 motorola tmos power mosfet transistor device data
? medium power surface mount products
MMFT5P03HD is an advanced power mosfet which utilizes motorola's high cell density hdtmos process. this miniature surface mount mosfet features ultra low r ds(on) and true logic level performance. it is capable of withstanding high energy in the avalanche and commutation modes and the draintosource diode has a very low reverse recovery time. MMFT5P03HD devices are designed for use in low voltage, high speed switching applications where power efficiency is important. typical applications are dcdc converters, and power management in portable and battery powered products such as computers, printers, cellular and cordless phones. they can also be used for low voltage motor controls in mass storage products such as disk drives and tape drives. the avalanche energy is specified to eliminate the guesswork in designs where inductive loads are switched and offer additional safety margin against unexpected voltage transients. ? ultra low r ds(on) provides higher efficiency and extends battery life ? logic level gate drive e can be driven by logic ics ? miniature sot223 surface mount package e saves board space ? diode is characterized for use in bridge circuits ? diode exhibits high speed, with soft recovery ? i dss specified at elevated temperature ? avalanche energy specified device marking ordering information 5p03h device reel size tape width quantity 5p03h MMFT5P03HDt3 13 12 mm embossed tape 4000 units designer's data for aworst caseo conditions e the designer's data sheet permits the design of most circuits entirely from the information presented. soa limit curves e representing boundaries on device characteristics e are given to facilitate aworst caseo design. preferred devices are motorola recommended choices for future use and best overall value. hdtmos is a trademark of motorola, inc. tmos is a registered trademark of motorola, inc. micro8 is a registered trademark of international rectifier. thermal clad is a trademark of the bergquist company. rev 2 order this document by MMFT5P03HD/d semiconductor technical data ? motorola, inc. 1997 case 318e04, style 3 to261aa
tmos medium power fet 5.2 amperes 30 volts r ds(on) = 100 m w motorola preferred device ? d s g 1 2, 4 3 1 3 2 4
2 motorola tmos power mosfet transistor device data maximum ratings (t j = 25 c unless otherwise noted) negative sign for pchannel devices omitted for clarity rating symbol max unit draintosource voltage v dss 30 v draintogate voltage (r gs = 1.0 m w ) v dgr 30 v gatetosource voltage e continuous v gs 20 v 1 inch sq. fr4 or g10 pcb 10 seconds thermal resistance e junction to ambient total power dissipation @ t a = 25 c linear derating factor drain current e continuous @ t a = 25 c continuous @ t a = 70 c pulsed drain current (1) r thja p d i d i d i dm 40 3.13 25 5.2 4.1 26 c/w watts mw/ c a a a minimum fr4 or g10 pcb 10 seconds thermal resistance e junction to ambient total power dissipation @ t a = 25 c linear derating factor drain current e continuous @ t a = 25 c continuous @ t a = 70 c pulsed drain current (1) r thja p d i d i d i dm 80 1.56 12.5 3.7 2.9 19 c/w watts mw/ c a a a operating and storage temperature range t j , t stg 55 to 150 c single pulse draintosource avalanche energy e starting t j = 25 c (v dd = 30 vdc, v gs = 10 vdc, peak i l = 12 apk, l = 3.5 mh, r g = 25 ) e as 250 mj (1) repetitive rating; pulse width limited by maximum junction temperature.
3 motorola tmos power mosfet transistor device data electrical characteristics (t c = 25 c unless otherwise noted) characteristic symbol min typ max unit off characteristics draintosource breakdown voltage (cpk 2.0) (1) (3) (v gs = 0 vdc, i d = 0.25 madc) temperature coefficient (positive) v (br)dss 30 e e 28 e e vdc mv/ c zero gate voltage drain current (v ds = 24 vdc, v gs = 0 vdc) (v ds = 24 vdc, v gs = 0 vdc, t j = 125 c) i dss e e e e 1.0 25 m adc gatebody leakage current (v gs = 20 vdc, v ds = 0) i gss e e 100 nadc on characteristics (1) gate threshold voltage (cpk 2.0) (1) (3) (v ds = v gs , i d = 0.25 madc) threshold temperature coefficient (negative) v gs(th) 1.0 e 1.75 3.5 3.0 e vdc mv/ c static draintosource onresistance (cpk 2.0) (1) (3) (v gs = 10 vdc, i d = 5.2 adc) (v gs = 4.5 vdc, i d = 2.6 adc) r ds(on) e e 79 119 100 150 m w forward transconductance (v ds = 15 vdc, i d = 2.0 adc) (1) g fs 2.0 4.0 e mhos dynamic characteristics input capacitance (v 25 vdc v 0 vdc c iss e 475 950 pf output capacitance (v ds = 25 vdc, v gs = 0 vdc, f = 1.0 mhz ) c oss e 220 440 transfer capacitance f = 1 . 0 mhz) c rss e 70 140 switching characteristics (2) turnon delay time (v 15 vd i 4 0 ad t d(on) e 12 24 ns rise time (v dd = 15 vdc, i d = 4.0 adc, v gs =10vdc t r e 24 48 turnoff delay time v gs = 10 vd c, r g = 6.0 w ) (1) t d(off) e 47 94 fall time g )( ) t f e 46 92 turnon delay time (v 15 vd i 2 0 ad t d(on) e 19 38 rise time (v dd = 15 vdc, i d = 2.0 adc, v gs =45vdc t r e 55 110 turnoff delay time v gs = 4 . 5 vd c, r g = 6.0 w ) (1) t d(off) e 30 60 fall time g )( ) t f e 40 80 gate charge (v 24 vd i 4 0 ad q t e 17 24 nc (v ds = 24 vdc, i d = 4.0 adc, q 1 e 1.7 e ( ds , d , v gs = 10 vdc) (1) q 2 e 6.3 e q 3 e 4.6 e sourcedrain diode characteristics forward onvoltage (1) (i s = 4.0 adc, v gs = 0 vdc) (1) (i s = 4.0 adc, v gs = 0 vdc, t j = 125 c) v sd e e 1.1 0.89 1.5 e vdc reverse recovery time (i 4 0 ad v 0 vd t rr e 39 e ns (i s = 4.0 adc, v gs = 0 vdc, t a e 20 e ( s , gs , di s /dt = 100 a/ m s) (1) t b e 19 e reverse recovery stored charge q rr e 0.042 e m c (1) pulse test: pulse width 300 m s, duty cycle 2%. (2) switching characteristics are independent of operating junction temperature. (3) reflects typical values. c pk = max limit typ 3 x sigma (4) repetitive rating; pulse width limited by maximum junction temperature.
4 motorola tmos power mosfet transistor device data typical electrical characteristics r ds(on) , draintosource resistance (ohms) r ds(on) , draintosource resistance (normalized) r ds(on) , draintosource resistance (ohms) i dss , leakage (na) v ds , draintosource voltage (volts) t j , junction temperature ( c) v gs , gatetosource voltage (volts) i d , drain current (amps) v ds , draintosource voltage (volts) v gs , gatetosource voltage (volts) i d , drain current (amps) i d , drain current (amps) figure 1. onregion characteristics figure 2. transfer characteristics 2610 figure 3. onresistance versus gatetosource voltage figure 4. onresistance versus drain current and gate voltage 00.1 1000 figure 5. onresistance variation with temperature figure 6. draintosource leakage current versus voltage v ds 10 v 55 c 25 c i d = 4 a 048 50 25 0 25 50 75 100 125 150 0 6 12 30 v gs = 0 v t j = 125 c t j = 25 c v gs = 4.5 v 100 18 100 c 48 6 2 10 v 8 6 4 2 0 t j = 100 c 0.3 0.2 0.1 0 0.3 0.2 0 8 6 4 2 0 23 2.5 4 3.5 4.5 0.1 0 0.5 1 2 1.5 v gs = 10 v i d = 2 a t j = 25 c 8 v 0 0.4 0.8 1.6 1.2 2 t j = 25 c 3.1 v v gs = 10 v 3.5 v 4.5 v 3.7 v 3.9 v 4.1 v 4.3 v 2.7 v 10 6 v 3.3 v 10 37 5 1 24 0.1 1 10 25 c
5 motorola tmos power mosfet transistor device data power mosfet switching switching behavior is most easily modeled and predicted by recognizing that the power mosfet is charge controlled. the lengths of various switching intervals ( d t) are deter- mined by how fast the fet input capacitance can be charged by current from the generator. the published capacitance data is difficult to use for calculat- ing rise and fall because draingate capacitance varies greatly with applied voltage. accordingly, gate charge data is used. in most cases, a satisfactory estimate of average input current (i g(av) ) can be made from a rudimentary analysis of the drive circuit so that t = q/i g(av) during the rise and fall time interval when switching a resis- tive load, v gs remains virtually constant at a level known as the plateau voltage, v sgp . therefore, rise and fall times may be approximated by the following: t r = q 2 x r g /(v gg v gsp ) t f = q 2 x r g /v gsp where v gg = the gate drive voltage, which varies from zero to v gg r g = the gate drive resistance and q 2 and v gsp are read from the gate charge curve. during the turnon and turnoff delay times, gate current is not constant. the simplest calculation uses appropriate val- ues from the capacitance curves in a standard equation for voltage change in an rc network. the equations are: t d(on) = r g c iss in [v gg /(v gg v gsp )] t d(off) = r g c iss in (v gg /v gsp ) the capacitance (c iss ) is read from the capacitance curve at a voltage corresponding to the offstate condition when cal- culating t d(on) and is read at a voltage corresponding to the onstate when calculating t d(off) . at high switching speeds, parasitic circuit elements com- plicate the analysis. the inductance of the mosfet source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. the voltage is determined by ldi/dt, but since di/dt is a func- tion of drain current, the mathematical solution is complex. the mosfet output capacitance also complicates the mathematics. and finally, mosfets have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to mea- sure and, consequently, is not specified. the resistive switching time variation versus gate resis- tance (figure 9) shows how typical switching performance is affected by the parasitic circuit elements. if the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. the circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. power mosfets may be safely op- erated into an inductive load; however, snubbing reduces switching losses. v ds , draintosource voltage (volts) c, capacitance (pf) figure 7. capacitance variation 10 0 20 30 1500 300 0 v gs v ds 1200 900 10 v ds = 0 v c iss c rss v gs = 0 v t j = 25 c c iss c oss c rss 600
6 motorola tmos power mosfet transistor device data q g , total gate charge (nc) r g , gate resistance (ohms) t, time (ns) v ds , draintosource voltage (volts) v gs , gatetosource voltage (volts) figure 8. gatetosource and draintosource voltage versus total charge 1 100 1000 10 100 v dd = 15 v i d = 4 a v gs = 10 v t j = 25 c t r t f t d(on) t d(off) figure 9. resistive switching time variation versus gate resistance 04 8 20 12 12 4 0 8 24 16 8 0 v gs i d = 4 a t j = 25 c v ds q1 16 q2 10 qt q3 draintosource diode characteristics the switching characteristics of a mosfet body diode are very important in systems using it as a freewheeling or commutating diode. of particular interest are the reverse re- covery characteristics which play a major role in determining switching losses, radiated noise, emi and rfi. system switching losses are largely due to the nature of the body diode itself. the body diode is a minority carrier de- vice, therefore it has a finite reverse recovery time, t rr , due to the storage of minority carrier charge, q rr , as shown in the typical reverse recovery wave form of figure 11. it is this stored charge that, when cleared from the diode, passes through a potential and defines an energy loss. obviously, repeatedly forcing the diode through reverse recovery further increases switching losses. therefore, one would like a diode with short t rr and low q rr specifications to minimize these losses. the abruptness of diode reverse recovery effects the amount of radiated noise, voltage spikes, and current ring- ing. the mechanisms at work are finite irremovable circuit parasitic inductances and capacitances acted upon by high di/dts. the diode's negative di/dt during t a is directly con- trolled by the device clearing the stored charge. however, the positive di/dt during t b is an uncontrollable diode charac- teristic and is usually the culprit that induces current ringing. therefore, when comparing diodes, the ratio of t b /t a serves as a good indicator of recovery abruptness and thus gives a comparative estimate of probable noise generated. a ratio of 1 is considered ideal and values less than 0.5 are considered snappy. compared to motorola standard cell density low voltage mosfets, high cell density mosfet diodes are faster (shorter t rr ), have less stored charge and a softer reverse re- covery characteristic. the softness advantage of the high cell density diode means they can be forced through reverse recovery at a higher di/dt than a standard cell mosfet diode without increasing the current ringing or the noise gen- erated. in addition, power dissipation incurred from switching the diode will be less due to the shorter recovery time and lower switching losses. i s , source current (amps) v sd , sourcetodrain voltage (volts) 0.7 figure 10. diode forward voltage versus current 0.5 v gs = 0 v t j = 25 c 1.1 0.6 0.9 0.8 1 4 3 2 0 1
7 motorola tmos power mosfet transistor device data i s , source current t, time figure 11. reverse recovery time (t rr ) di/dt = 300 a/ m s standard cell density high cell density t b t rr t a t rr safe operating area the forward biased safe operating area curves define the maximum simultaneous draintosource voltage and drain current that a transistor can handle safely when it is for- ward biased. curves are based upon maximum peak junc- tion temperature and a case temperature (t c ) of 25 c. peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in an569, atransient thermal resistance gen- eral data and its use.o switching between the offstate and the onstate may tra- verse any load line provided neither rated peak current (i dm ) nor rated voltage (v dss ) is exceeded, and that the transition time (t r , t f ) does not exceed 10 m s. in addition the total power averaged over a complete switching cycle must not exceed (t j(max) t c )/(r q jc ). a power mosfet designated efet can be safely used in switching circuits with unclamped inductive loads. for reli- able operation, the stored energy from circuit inductance dis- sipated in the transistor while in avalanche must be less than the rated limit and must be adjusted for operating conditions differing from those specified. although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. the energy rating decreases nonlinearly with an increase of peak current in avalanche and peak junction tem- perature. figure 12. maximum rated forward biased safe operating area 0.1 v ds , draintosource voltage (volts) 1 10 i d , drain current (amps) r ds(on) limit thermal limit package limit 0.01 v gs = 20 v single pulse t c = 25 c 10 0.1 dc 10 ms 1 100 100 1 ms figure 13. maximum avalanche energy versus starting junction temperature t j , starting junction temperature ( c) e as , single pulse draintosource avalanche energy (mj) 25 50 75 100 125 v dd = 30 v v gs = 10 v i l = 12 apk l = 3.5 mh 150 0 150 50 100 200 250 100 m s
8 motorola tmos power mosfet transistor device data typical electrical characteristics figure 14. thermal response figure 15. diode reverse recovery waveform di/dt t rr t a t p i s 0.25 i s time i s t b t, time (s) 0.1 0.01 0.001 d = 0.5 single pulse 1.0e05 1.0e04 1.0e03 1.0e02 1.0e01 1.0e+00 1.0e+01 0.2 0.1 0.05 0.02 0.01 1.0e+02 1.0e+03 0.0001 1 rthja(t), effective transient thermal resistance ( c/w)
9 motorola tmos power mosfet transistor device data information for using the sot223 surface mount package minimum recommended footprint for surface mounted applications surface mount board layout is a critical portion of the total design. the footprint for the semiconductor packages must be the correct size to insure proper solder connection interface between the board and the package. with the correct pad geometry, the packages will self align when subjected to a solder reflow process. sot223 0.079 2.0 0.15 3.8 0.248 6.3 0.079 2.0 0.059 1.5 0.059 1.5 0.059 1.5 0.091 2.3 0.091 2.3 mm inches sot223 power dissipation the power dissipation of the sot223 is a function of the drain pad size. this can vary from the minimum pad size for soldering to a pad size given for maximum power dissipation. power dissipation for a surface mount device is determined by t j(max) , the maximum rated junction temperature of the die, r q ja , the thermal resistance from the device junction to ambient, and the operating temperature, t a . using the values provided on the data sheet for the sot223 package, p d can be calculated as follows: p d = t j(max) t a r q ja the values for the equation are found in the maximum ratings table on the data sheet. substituting these values into the equation for an ambient temperature t a of 25 c, one can calculate the power dissipation of the device which in this case is 3.13 watts. p d = 150 c 25 c 40 c/w = 3.13 watts the 40 c/w for the sot223 package assumes the use of the recommended footprint on a glass epoxy printed circuit board to achieve a power dissipation of 3.13 watts. there are other alternatives to achieving higher power dissipation from the sot223 package. one is to increase the area of the drain pad. by increasing the area of the drain pad, the power dissipation can be increased. although one can almost double the power dissipation with this method, one will be giving up area on the printed circuit board which can defeat the purpose of using surface mount technology. another alternative would be to use a ceramic substrate or an aluminum core board such as thermal clad ? . using a board material such as thermal clad, an aluminum core board, the power dissipation can be doubled using the same footprint.
10 motorola tmos power mosfet transistor device data typical solder heating profile for any given circuit board, there will be a group of control settings that will give the desired heat pattern. the operator must set temperatures for several heating zones and a figure for belt speed. taken together, these control settings make up a heating aprofileo for that particular circuit board. on machines controlled by a computer, the computer remembers these profiles from one operating session to the next. figure 16 shows a typical heating profile for use when soldering a surface mount device to a printed circuit board. this profile will vary among soldering systems, but it is a good starting point. factors that can affect the profile include the type of soldering system in use, density and types of components on the board, type of solder used, and the type of board or substrate material being used. this profile shows temperature versus time. the line on the graph shows the actual temperature that might be experienced on the surface of a test board at or near a central solder joint. the two profiles are based on a high density and a low density board. the vitronics smd310 convection/in- frared reflow soldering system was used to generate this profile. the type of solder used was 62/36/2 tin lead silver with a melting point between 177 189 c. when this type of furnace is used for solder reflow work, the circuit boards and solder joints tend to heat first. the components on the board are then heated by conduction. the circuit board, because it has a large surface area, absorbs the thermal energy more efficiently, then distributes this energy to the components. because of this effect, the main body of a component may be up to 30 degrees cooler than the adjacent solder joints. step 1 preheat zone 1 arampo step 2 vent asoako step 3 heating zones 2 & 5 arampo step 4 heating zones 3 & 6 asoako step 5 heating zones 4 & 7 aspikeo step 6 vent step 7 cooling 200 c 150 c 100 c 50 c time (3 to 7 minutes total) t max solder is liquid for 40 to 80 seconds (depending on mass of assembly) 205 to 219 c peak at solder joint desired curve for low mass assemblies 100 c 150 c 160 c 170 c 140 c figure 16. typical solder heating profile desired curve for high mass assemblies
11 motorola tmos power mosfet transistor device data package dimensions case 318e04 issue h h s f a b d g l 4 123 0.08 (0003) c m k j dim a min max min max millimeters 0.249 0.263 6.30 6.70 inches b 0.130 0.145 3.30 3.70 c 0.060 0.068 1.50 1.75 d 0.024 0.035 0.60 0.89 f 0.115 0.126 2.90 3.20 g 0.087 0.094 2.20 2.40 h 0.0008 0.0040 0.020 0.100 j 0.009 0.014 0.24 0.35 k 0.060 0.078 1.50 2.00 l 0.033 0.041 0.85 1.05 m 0 10 0 10 s 0.264 0.287 6.70 7.30 notes: 1. dimensioning and tolerancing per ansi y14.5m, 1982. 2. controlling dimension: inch. style 3: pin 1. gate 2. drain 3. source 4. drain
12 motorola tmos power mosfet transistor device data motorola reserves the right to make changes without further notice to any products herein. motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. atypicalo parameters which may be provided in motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. all operating parameters, including atypicalso must be validated for each customer application by customer's technical experts. motorola does not convey any license under its patent rights nor the rights of others. motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the motorola product could create a situation where personal injury or death may occur. should buyer purchase or use motorola products for any such unintended or unauthorized application, buyer shall indemnify and hold motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that motorola was negligent regarding the design or manufacture of the part. motorola and are registered trademarks of motorola, inc. motorola, inc. is an equal opportunity/affirmative action employer. mfax is a trademark of motorola, inc. how to reach us: usa / europe / locations not listed : motorola literature distribution; japan : nippon motorola ltd.; tatsumispdjldc, 6f seibubutsuryucenter, p.o. box 5405, denver, colorado 80217. 3036752140 or 18004412447 3142 tatsumi kotoku, tokyo 135, japan. 81335218315 mfax ? : rmfax0@email.sps.mot.com touchtone 6 022446609 asia / pacific : motorola semiconductors h.k. ltd.; 8b tai ping industrial park, us & canada only 18007741848 51 ting kok road, tai po, n.t., hong kong. 85226629298 internet : http://www.mot.com/sps/ MMFT5P03HD/d ?

▲Up To Search▲

Price & Availability of MMFT5P03HD

	To Download MMFT5P03HD Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .